





# Block Diagram




**Typical Application Schematic**




STAND ALONE REGULATOR:  $V_{IN}$  5.5V TO 14V

**Typical Application Schematic**



STAND ALONE REGULATOR:  $V_{IN}$  4.5V TO 5.5V

ISL8502 With Multiple Slaved Channels



**Absolute Maximum Ratings**

VIN	GND - 0.3V to +16.5V
VCC	GND - 0.3V to +6.0V
Absolute Boot Voltage, V <sub>BOOT</sub>	+22.0V
Upper Driver Supply Voltage, V <sub>BOOT</sub> - V <sub>PHASE</sub>	+6.0V
All other Pins	GND - 0.3V to VCC + 0.3V

**Thermal Information**

Thermal Resistance	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
QFN Package (Notes 1, 2)	39	2.5
Maximum Junction Temperature (Plastic Package)	+150°C	
Maximum Storage Temperature Range	-65°C to +150°C	
Pb-free reflow profile	see link below	
<a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>		

**Recommended Operating Conditions**

Supply Voltage on VIN	5.5V to 14V
Ambient Temperature Range	-40°C to +85°C
Junction Temperature Range	-40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

- $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech Brief TB379.
- For  $\theta_{JC}$ , the “case temp” location is the center of the exposed metal pad on the package underside.
- Minimum V<sub>IN</sub> can operate below 5.5V as long as VCC is greater than 4.5V.
- Maximum V<sub>IN</sub> can be higher than 14V voltage stress across the upper and lower do not exceed 15.5V in all conditions.
- Circuit requires 100ns minimum on time to detect overcurrent condition.
- Limits established by characterization and are not production tested.

**Electrical Specifications** Refer to Block and Simplified Power System Diagrams and Typical Application Schematics. Operating Conditions Unless Otherwise Noted: V<sub>IN</sub> = 12V, or V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = -40°C to +85°C. Typical are at T<sub>A</sub> = +25°C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>V<sub>IN</sub> SUPPLY</b>						
Input Voltage Range		V <sub>IN</sub>	5.5 <sup>4</sup>		14 <sup>5</sup>	V
		V <sub>IN</sub> tied to VCC	4.5		5.5	V
Input Operating Supply Current	I <sub>Q</sub>	V <sub>FB</sub> = 1.0V			7	mA
Input Standby Supply Current	I <sub>Q_SBY</sub>	EN tied to GND, V <sub>IN</sub> = 14V		1.25	2	mA
<b>SERIES REGULATOR</b>						
VCC Voltage	V <sub>PVCC</sub>	V <sub>IN</sub> > 5.6V	4.5	5.0	5.5	V
Maximum Output Current	I <sub>PVCC</sub>	V <sub>IN</sub> = 12V	50			mA
VCC Current Limit		V <sub>IN</sub> = 12V, VCC shorted to PGND.		300		mA
<b>POWER-ON RESET</b>						
Rising VCC POR Threshold			4.2	4.4	4.49	V
Falling VCC POR Threshold			3.85	4.0	4.10	V
<b>ENABLE</b>						
Rising Enable Threshold Voltage	V <sub>EN_Rising</sub>			2.7		V
Falling Enable Threshold Voltage	V <sub>EN_Fall</sub>			2.3		V
Enable Sinking Current	I <sub>EN</sub>				500	μA
<b>OSCILLATOR</b>						
PWM Frequency	f <sub>OSC</sub>	R <sub>T</sub> = 96kΩ	400	500	600	kHz
		R <sub>T</sub> = 40kΩ	960	1200	1440	kHz
		FS pin tied to VCC		800		
Ramp Amplitude	ΔV <sub>OSC</sub>	V <sub>IN</sub> = 14V		1.0		V
Ramp Amplitude	ΔV <sub>OSC</sub>	V <sub>IN</sub> = 5V		0.470		V

**Electrical Specifications** Refer to Block and Simplified Power System Diagrams and Typical Application Schematics. Operating Conditions Unless Otherwise Noted:  $V_{IN} = 12V$ , or  $V_{CC} = 5V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ . Typical are at  $T_A = +25^\circ C$ . **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Modulator Gain	$V_{VIN}/\Delta V_{OSC}$	By Design		8		-
Maximum Duty Cycle	$D_{MAX}$	$f_{OSC} = 500kHz$	88			%
Maximum Duty Cycle	$D_{MAX}$	$f_{OSC} = 1.2MHz$	76			%
<b>REFERENCE VOLTAGE</b>						
Reference Voltage	$V_{REF}$			0.600		V
System Accuracy			-1.0		+1.0	%
FB Pin Bias Current				$\pm 80$	$\pm 200$	nA
<b>SOFT-START</b>						
Soft-Start Current	$I_{SS}$		20	30	40	$\mu A$
Enable Soft-Start Threshold			0.8	1.0	1.2	V
Enable Soft-Start Threshold Hysteresis				12		mV
Enable Soft-Start Voltage High			2.8	3.2	3.8	V
<b>ERROR AMPLIFIER</b>						
DC Gain				88		dB
Gain-Bandwidth Product	GBWP			15		MHz
Maximum Output Voltage			3.9	4.4		V
Slew Rate	SR			5		V/ $\mu s$
<b>INTERNAL MOSFETS</b>						
Upper MOSFET $r_{DS(ON)}$	$r_{DS\_Upper}$	$V_{CC} = 5V$		180		$m\Omega$
Lower MOSFET $r_{DS(ON)}$	$r_{DS\_Lower}$	$V_{CC} = 5V$		90		$m\Omega$
<b>PGOOD</b>						
PGOOD Threshold	$V_{FB}/V_{REF}$	Rising Edge Hysteresis 1%	107	111	115	%
		Falling Edge Hysteresis 1%	86	90	93	%
PGOOD Rising Delay	$t_{PGOOD\_DELAY}$	$f_{OSC} = 500kHz$		250		ms
PGOOD Leakage Current		$V_{PGOOD} = 5.5V$			5	$\mu A$
PGOOD Low Voltage	$V_{PGOOD}$			0.10		V
PGOOD Sinking Current	$I_{PGOOD}$				0.5	mA
<b>PROTECTION</b>						
Positive Current Limit	$I_{POC}$	$V_{IN} = V_{CC} = 5V$ , IOC from PHASE to PGND. (Notes 5, 6)	2.8	3.5	4.0	A
Negative Current Limit	$I_{NOC}$	$V_{IN} = V_{CC} = 5V$ , IOC from VIN to PHASE. (Notes 5, 6)	2.2	3.0	3.5	A
Undervoltage Level	$V_{FB}/V_{REF}$		76	80	84	%
Thermal Shutdown Setpoint	$T_{SD}$			150		$^\circ C$
Thermal Recovery Setpoint	$T_{SR}$			130		$^\circ C$

**Typical Performance Curves**  $V_{IN} = 12V$ ,  $V_{OUT} = 2.5V$ ,  $I_O = 2A$ ,  $f_s = 500kHz$ ,  $L = 4.7\mu H$ ,  $C_{IN} = 20\mu F$ ,  $C_{OUT} = 100\mu F + 22\mu F$ ,  $T_A = +25^\circ C$ , unless otherwise noted.




FIGURE 1. EFFICIENCY vs LOAD ( $V_{IN} = 5V$ )




FIGURE 2. EFFICIENCY vs LOAD ( $V_{IN} = 12V$ )




FIGURE 3.  $V_{OUT}$  REGULATION vs LOAD ( $V_{OUT} = 0.6V$ , 500kHz)




FIGURE 4.  $V_{OUT}$  REGULATION vs LOAD ( $V_{OUT} = 1.2V$ , 500kHz)




FIGURE 5.  $V_{OUT}$  REGULATION vs LOAD ( $V_{OUT} = 1.5V$ , 500kHz)




FIGURE 6.  $V_{OUT}$  REGULATION vs LOAD ( $V_{OUT} = 1.8V$ , 500kHz)

**Typical Performance Curves**  $V_{IN} = 12V, V_{OUT} = 2.5V, I_O = 2A, f_s = 500kHz, L = 4.7\mu H, C_{IN} = 20\mu F, C_{OUT} = 100\mu F + 22\mu F, T_A = +25^\circ C$ , unless otherwise noted. (Continued)




FIGURE 7.  $V_{OUT}$  REGULATION vs LOAD ( $V_{OUT} = 2.5V, 500kHz$ )




FIGURE 8.  $V_{OUT}$  REGULATION vs LOAD ( $V_{OUT} = 3.3V, 500kHz$ )




FIGURE 9.  $V_{OUT}$  REGULATION vs LOAD ( $V_{OUT} = 5V, 500kHz$ )




FIGURE 10. POWER DISSIPATION vs LOAD ( $V_{OUT} = 0.6V, 500kHz$ )




FIGURE 11. POWER DISSIPATION vs LOAD ( $V_{OUT} = 1.2V, 500kHz$ )




FIGURE 12. POWER DISSIPATION vs LOAD ( $V_{OUT} = 1.5V, 500kHz$ )



**Typical Performance Curves**  $V_{IN} = 12V, V_{OUT} = 2.5V, I_O = 2A, f_s = 500kHz, L = 4.7\mu H, C_{IN} = 20\mu F, C_{OUT} = 100\mu F + 22\mu F, T_A = +25^\circ C$ , unless otherwise noted. (Continued)




FIGURE 13. POWER DISSIPATION vs LOAD ( $V_{OUT} = 1.8V, 500kHz$ )




FIGURE 14. POWER DISSIPATION vs LOAD ( $V_{OUT} = 2.5V, 500kHz$ )




FIGURE 15. POWER DISSIPATION vs LOAD ( $V_{OUT} = 3.3V, 500kHz$ )




FIGURE 16. POWER DISSIPATION vs LOAD ( $V_{OUT} = 5V, 500kHz$ )




FIGURE 17.  $V_{CC}$  LOAD REGULATION




FIGURE 18.  $V_{CC}$  REGULATION vs  $V_{IN}$

**Typical Performance Curves**  $V_{IN} = 12V$ ,  $V_{OUT} = 2.5V$ ,  $I_O = 2A$ ,  $f_s = 500kHz$ ,  $L = 4.7\mu H$ ,  $C_{IN} = 20\mu F$ ,  $C_{OUT} = 100\mu F + 22\mu F$ ,  $T_A = +25^\circ C$ , unless otherwise noted. (Continued)




FIGURE 19. MASTER TO SLAVE OPERATION




FIGURE 20. MASTER OPERATION AT NO LOAD




FIGURE 21. MASTER OPERATION WITH FULL LOAD




FIGURE 22. MASTER OPERATION WITH NEGATIVE LOAD




FIGURE 23. SOFT-START AT NO LOAD




FIGURE 24. START-UP WITH PRE-BIASED

**Typical Performance Curves**  $V_{IN} = 12V$ ,  $V_{OUT} = 2.5V$ ,  $I_O = 2A$ ,  $f_s = 500kHz$ ,  $L = 4.7\mu H$ ,  $C_{IN} = 20\mu F$ ,  $C_{OUT} = 100\mu F + 22\mu F$ ,  $T_A = +25^\circ C$ , unless otherwise noted. (Continued)




FIGURE 25. SOFT-START AT FULL LOAD




FIGURE 26. POSITIVE OUTPUT SHORT CIRCUIT




FIGURE 27. POSITIVE OUTPUT SHORT CIRCUIT (HICCUP MODE)




FIGURE 28. NEGATIVE OUTPUT SHORT CIRCUIT




FIGURE 29. RECOVER FROM POSITIVE SHORT CIRCUIT




FIGURE 30. LOAD TRANSIENT

## Functional Pin Description

### PGOOD (Pin 1)

PGOOD is an open drain output that will pull to low if the output goes out of regulation or a fault is detected. PGOOD is equipped with a fixed delay upon output power-up. The delay is approximately 250ms at switching frequency 500kHz and 108ms at 1.2MHz.

### SGND (Pin 2)

The SGND terminal of the ISL8502 provides the return path for the control and monitor portions of the IC.

### EN (Pin 3)

The Enable pin is a bidirectional pin. If the voltage on this pin exceeds the enable threshold voltage, the part is enabled. If a fault is detected, the EN pin will be pulled low via internal circuitry for a duration of 4 soft-start periods. For automatic start-up, use 10kΩ to 100kΩ pull up resistor connecting to VCC.

### SYNCH (Pin 4)

This is a bidirectional pin that is used to synchronize slave devices to the Master device. As a Master device, this pin outputs the clock signal that the slave devices use to synchronize to. As a slave device, this pin is an input to receive the clock signal from the master device.

If configured as a slave device, the ISL8502 will be disabled if there is no clock signal from the master device on the SYNCH pin.

Leave this pin unconnected if the IC is used in stand alone operation.

### M/S (Pin 5)

As a slave device, tie a 5kΩ resistor between this pin and ground.

As a master or a stand alone device, tie this pin directly to the VCC pin. Do not short M/S pin to GND.

### FS (Pin 6)

This pin provides oscillator switching frequency adjustment. By placing a resistor ( $R_T$ ) from this pin to GND, the switching frequency can be programmed as desired between 500kHz and 1.2MHz.

$$R_T[\text{k}\Omega] = \frac{48000}{f_{\text{OSC}}[\text{kHz}]} \quad (\text{EQ. 1})$$

Tying the FS pin to the VCC pin will force the switching frequency to 800kHz.

Using resistors with values below 40kΩ (1.2MHz) or with values higher than 97kΩ (500kHz) may damage the ISL8502.

### COMP (Pin 7) and FB (Pin 8)

The switching regulator employs a single voltage control loop. FB is the negative input to the voltage loop error

amplifier. The output voltage is set by an external resistor divider connected to FB. With a properly selected divider, the output voltage can be set to any voltage between the power rail (reduced by converter losses) and the 0.6V reference. Loop compensation is achieved by connecting an AC network across COMP and FB.

The FB pin is also monitored for undervoltage events.

### SS (Pin 9)

Connect a capacitor from this pin to ground. This capacitor, along with an internal 30μA current source, sets the soft-start interval of the converter,  $T_{SS}$ .

$$C_{SS}[\mu\text{F}] = 50 \cdot T_{SS}[\text{S}] \quad (\text{EQ. 2})$$

### PGND (Pins 10-13)

These pins are used as the ground connection of the power train.

### PHASE (Pins 14-17)

These pins are the PHASE node connections to the inductor. These pins are connected the source of the control MOSFET and the drain of the synchronous MOSFET.

### VIN (Pins 18-21)

Connect the input rail to these pins. These pins are the input to the regulator as well as the source for the internal linear regulator that supplies the bias for the IC.

It is recommended that the DC voltage applied to the VIN pins does not exceed 14V. This recommendation allows for transient spikes and voltage ringing to occur while not exceeding Absolute Maximum Ratings.

### BOOT (Pin 22)

This pin provides ground referenced bias voltage to the upper MOSFET driver. A bootstrap circuit is used to create a voltage suitable to drive the internal N-channel MOSFET. The boot diode is included within the ISL8502.

### PVCC (Pin 23)

This pin is the output of the internal linear regulator that supplies the bias and gate voltage for the IC. A minimum 4.7μF decoupling capacitor is recommended.

### VCC (Pin 24)

This pin supplies the bias voltage for the IC. This pin should be tied to the PVCC pin through an RC low pass filter. A 10Ω resistor and 0.1μF capacitor is recommended.

## Functional Description

### Initialization

The ISL8502 automatically initializes upon receipt of input power. The Power-On Reset (POR) function continually monitors the voltage on the VCC pin. If the voltage on the

EN pin exceeds its rising threshold, then the POR function initiates soft-start operation after the bias voltage has exceeded the POR threshold.

### **Stand Alone Operation**

The ISL8502 can be configured to function as a stand alone single channel voltage mode synchronous buck PWM voltage regulator. The Typical Power Diagrams on Page 3 show the two configurations for stand alone operation.

The internal series linear regulator requires at least 5.5V to create the proper bias for the IC. If the input voltage is between 5.5V and 15V, simply connect the VIN pins to the input rail and the series linear regulator will create the bias for the IC. The VCC pin should be tied to a capacitor for decoupling.

If the input voltage is  $5V \pm 10\%$ , then tie the VIN pins and the VCC pin to the input rail. The ISL8502 will use the 5V rail as the bias. A decoupling capacitor should be placed as close as possible to the VCC pin.

### **Multi-Channel (Master/Slave) Operation**

The ISL8502 can be configured to function in a multi-channel system. The Typical Power Diagram on Page 4 shows a typical configuration for the multi-channel system.

In the multi-channel system, each ISL8502 IC regulates a separate rail while sharing the same input rail. By configuring the devices in a master/slave configuration, the clocks of each IC can be synchronized.

There can only be one master IC in a multi-channel system. To configure an IC as the master, the M/S pin must be shorted to the VCC pin. The SYNCH pins of all the ISL8502 controller ICs in the multi-channel system must be tied together. The frequency set resistor value ( $R_T$ ) used on the master device must be used on every slave device.

Each slave device must have a 5k $\Omega$  resistor connecting it from M/S pin to ground.

The master device and all the slave devices can have their EN pins tied to an enable 'bus'. Since the EN pin is bi-directional, this allows for options on how each IC is tied to the enable 'bus'. If the EN pin of any ISL8502 is tied directly to the enable bus, then that device will be capable of disabling all the other devices that have their EN pins tied directly to the enable bus. If the EN pin of an ISL8502 is tied to the enable bus through a diode (anode tied to ISL8502 EN pin, cathode tied to enable bus) then this part will not disable other devices on the enable bus if it disables itself for any reason.

If the Master device is disabled via the EN pin, it will continue to send the clock signal from the SYNCH pin. This allows slave devices to continue operation.

### **Fault Protection**

The ISL8502 monitors the output of the regulator for overcurrent and undervoltage events. The ISL8502 also provides protection from excessive junction temperatures.

#### **Overcurrent Protection**

The overcurrent function protects the switching converter from a shorted output by monitoring the current flowing through both the upper and lower MOSFETs.

Upon detection of any overcurrent condition, the upper MOSFET will be immediately turned off and will not be turned on again until the next switching cycle. Upon detection of the initial overcurrent condition, the Overcurrent Fault Counter is set to 1 and the Overcurrent Condition Flag is set from LOW to HIGH. If, on the subsequent cycle, another overcurrent condition is detected, the OC Fault Counter will be incremented. If there are eight sequential OC fault detections, the regulator will be shut down under an Overcurrent Fault Condition and the EN pin will be pulled LOW. An Overcurrent Fault Condition will result with the regulator attempting to restart in a hiccup mode with the delay between restarts being 4 soft-start periods. At the end of the fourth soft-start wait period, the fault counters are reset, the EN pin is released, and soft-start is attempted again. If the overcurrent condition goes away prior to the OC Fault Counter reaching a count of four, the Overcurrent Condition Flag will set back to LOW.

If the Overcurrent Condition Flag is HIGH and the Overcurrent Fault Counter is less than four and an undervoltage event is detected, the regulator will be shut down immediately.

#### **Undervoltage Protection**

If the voltage detected on the FB pin falls 18% below the internal reference voltage and the overcurrent condition flag is LOW, then the regulator will be shutdown immediately under an Undervoltage Fault Condition and the EN pin will be pulled LOW. An Undervoltage Fault Condition will result with the regulator attempting to restart in a hiccup mode with the delay between restarts being 4 soft-start periods. At the end of the fourth soft-start wait period, the fault counters are reset, the EN pin is released, and soft-start is attempted again.

#### **Thermal Protection**

If the ISL8502 IC junction temperature reaches a nominal temperature of +150°C, the regulator will be disabled. The ISL8502 will not re-enable the regulator until the junction temperature drops below +130°C.

#### **Shoot-Through Protection**

A shoot-through condition occurs when both the upper and lower MOSFETs are turned on simultaneously, effectively shorting the input voltage to ground. To protect from a shoot-through condition, the ISL8502 incorporates specialized circuitry which insures that the complementary MOSFETs are not ON simultaneously.

## Application Guidelines

### Operating Frequency

The ISL8502 can operate at switching frequencies from 500kHz to 1.2MHz. A resistor tied from the FS pin to ground is used to program the switching frequency Equation 3.

$$R_T[\text{k}\Omega] = \frac{48000}{f_{\text{OSC}}[\text{kHz}]} \quad (\text{EQ. 3})$$

### Output Voltage Selection

The output voltage of the regulator can be programmed via an external resistor divider that is used to scale the output voltage relative to the internal reference voltage and feed it back to the inverting input of the error amplifier. Refer to Figure 32.

The output voltage programming resistor, R4, will depend on the value chosen for the feedback resistor and the desired output voltage of the regulator. The value for the feedback resistor is typically between 1k $\Omega$  and 10k $\Omega$ .

$$R_4 = \frac{R_1 \times 0.6V}{V_{\text{OUT}} - 0.6V} \quad (\text{EQ. 4})$$

If the output voltage desired is 0.6V, then R4 is left unpopulated.

### Output Capacitor Selection

An output capacitor is required to filter the inductor current and supply the load transient current. The filtering requirements are a function of the switching frequency and the ripple current. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitors and careful layout.

High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (Effective Series Resistance) and voltage rating requirements rather than actual capacitance requirements.

High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements.

The shape of the output voltage waveform during a load transient that represents the worst case loading conditions will ultimately determine the number of output capacitors and their type. When this load transient is applied to the converter, most of the energy required by the load is initially delivered from the output capacitors. This is due to the finite amount of time required for the inductor current to slew up to the level of the output current required by the load. This phenomenon results in a temporary dip in the output voltage. At the very edge of the transient, the Equivalent Series Inductance (ESL) of each capacitor induces a spike that adds on top of the existing voltage drop due to the Equivalent Series Resistance (ESR).




FIGURE 31. TYPICAL TRANSIENT RESPONSE

After the initial spike, attributable to the ESR and ESL of the capacitors, the output voltage experiences sag. This sag is a direct consequence of the amount of capacitance on the output.

During the removal of the same output load, the energy stored in the inductor is dumped into the output capacitors. This energy dumping creates a temporary hump in the output voltage. This hump, as with the sag, can be attributed to the total amount of capacitance on the output. Figure 31 shows a typical response to a load transient.

The amplitudes of the different types of voltage excursions can be approximated using Equation 5.

$$\begin{aligned} \Delta V_{\text{ESR}} &= \text{ESR} \cdot I_{\text{tran}} & \Delta V_{\text{ESL}} &= \text{ESL} \cdot \frac{dI_{\text{tran}}}{dt} \\ \Delta V_{\text{SAG}} &= \frac{L_{\text{out}} \cdot I_{\text{tran}}^2}{C_{\text{out}} \cdot (V_{\text{in}} - V_{\text{out}})} \\ \Delta V_{\text{HUMP}} &= \frac{L_{\text{out}} \cdot I_{\text{tran}}^2}{C_{\text{out}} \cdot V_{\text{out}}} \end{aligned} \quad (\text{EQ. 5})$$

where:  $I_{\text{tran}}$  = Output Load Current Transient and  $C_{\text{out}}$  = Total Output Capacitance

In a typical converter design, the ESR of the output capacitor bank dominates the transient response. The ESR and the ESL are typically the major contributing factors in determining the output capacitance. The number of output capacitors can be determined by using Equation 6, which relates the ESR and ESL of the capacitors to the transient load step and the voltage limit (DV<sub>o</sub>):

$$\text{Number of Caps} = \frac{\text{ESL} \cdot \frac{dI_{\text{tran}}}{dt} + \text{ESR} \cdot I_{\text{tran}}}{\Delta V_o} \quad (\text{EQ. 6})$$

If  $DV_{SAG}$  and/or  $DV_{HUMP}$  are found to be too large for the output voltage limits, then the amount of capacitance may need to be increased. In this situation, a trade off between output inductance and output capacitance may be necessary.

The ESL of the capacitors, which is an important parameter in the above equations, is not usually listed in databooks. Practically, it can be approximated using Equation 7 if an Impedance Vs. Frequency curve is given for a specific capacitor:

$$ESL = \frac{1}{C(2 \cdot \pi \cdot f_{res})^2} \quad (\text{EQ. 7})$$

where:  $f_{res}$  is the frequency where the lowest impedance is achieved (resonant frequency).

The ESL of the capacitors becomes a concern when designing circuits that supply power to loads with high rates of change in the current.

### Output Inductor Selection

The output inductor is selected to meet the output voltage ripple requirements and minimize the converter's response time to the load transient. The inductor value determines the converter's ripple current and the ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by using Equation 8:

$$\Delta I = \frac{V_{IN} - V_{OUT}}{F_s \times L} \times \frac{V_{OUT}}{V_{IN}} \quad \Delta V_{OUT} = \Delta I \times ESR \quad (\text{EQ. 8})$$

Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the ISL8502 will provide either 0% or 100% duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. Equation 9 gives the approximate response time interval for application and removal of a transient load:

$$t_{RISE} = \frac{L \times I_{TRAN}}{V_{IN} - V_{OUT}} \quad t_{FALL} = \frac{L \times I_{TRAN}}{V_{OUT}} \quad (\text{EQ. 9})$$

where:  $I_{TRAN}$  is the transient load current step,  $t_{RISE}$  is the response time to the application of load, and  $t_{FALL}$  is the response time to the removal of load. The worst case

response time can be either at the application or removal of load. Be sure to check both of these equations at the minimum and maximum output levels for the worst case response time.

### Input Capacitor Selection

Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the current needed each time the upper MOSFET turns on. Place the small ceramic capacitors physically close to the MOSFETs and between the drain of the upper MOSFET and the source of the lower MOSFET.

The important parameters for the bulk input capacitance are the voltage rating and the RMS current rating. For reliable operation, select bulk capacitors with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. Their voltage rating should be at least 1.25 times greater than the maximum input voltage, while a voltage rating of 1.5 times is a conservative guideline. For most cases, the RMS current rating requirement for the input capacitor of a buck regulator is approximately 1/2 the DC load current.

The maximum RMS current through the input capacitors may be closely approximated using Equation 10:


$$\sqrt{\frac{V_{OUT}}{V_{IN}} \times \left( I_{OUT_{MAX}}^2 \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) + \frac{1}{12} \times \left( \frac{V_{IN} - V_{OUT}}{L \times f_{OSC}} \times \frac{V_{OUT}}{V_{IN}} \right)^2 \right)} \quad (\text{EQ. 10})$$

For a through hole design, several electrolytic capacitors may be needed. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge-current at power-up. Some capacitor series available from reputable manufacturers are surge current tested.

### Feedback Compensation

Figure 32 highlights the voltage-mode control loop for a synchronous-rectified buck converter. The output voltage ( $V_{OUT}$ ) is regulated to the Reference voltage level. The error amplifier output ( $V_{E/A}$ ) is compared with the oscillator (OSC) triangular wave to provide a pulse-width modulated (PWM) wave with an amplitude of  $V_{IN}$  at the PHASE node. The PWM wave is smoothed by the output filter ( $L_O$  and  $C_O$ ).

The modulator transfer function is the small-signal transfer function of  $V_{OUT}/V_{E/A}$ . This function is dominated by a DC Gain and the output filter ( $L_O$  and  $C_O$ ), with a double pole break frequency at  $F_{LC}$  and a zero at  $F_{ESR}$ . The DC Gain of the modulator is simply the input voltage ( $V_{IN}$ ) divided by the peak-to-peak oscillator voltage  $DV_{OSC}$ . The ISL8502 incorporates a feed forward loop that accounts for changes in the input voltage. This maintains a constant modulator gain.



$$V_{OUT} = 0.6 \times \left( 1 + \frac{R_1}{R_4} \right)$$

FIGURE 32. VOLTAGE-MODE BUCK CONVERTER COMPENSATION DESIGN AND OUTPUT VOLTAGE SELECTION

**Modulator Break Frequency Equations**

$$f_{LC} = \frac{1}{2\pi \times \sqrt{L_O \times C_O}} \quad f_{ESR} = \frac{1}{2\pi \times ESR \times C_O} \quad (EQ. 11)$$

The compensation network consists of the error amplifier (internal to the ISL8502) and the impedance networks Z<sub>IN</sub> and Z<sub>FB</sub>. The goal of the compensation network is to provide a closed loop transfer function with the highest 0dB crossing frequency (f<sub>0dB</sub>) and adequate phase margin. Phase margin is the difference between the closed loop phase at f<sub>0dB</sub> and 180°. Equation 12 below relates the compensation network's poles, zeros and gain to the components (R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, C<sub>1</sub>, C<sub>2</sub>, and C<sub>3</sub>) in Figure 32. Use these guidelines for locating the poles and zeros of the compensation network:

1. Pick Gain (R<sub>2</sub>/R<sub>1</sub>) for desired converter bandwidth.
2. Place 1<sup>st</sup> Zero Below Filter's Double Pole (~75% F<sub>LC</sub>).
3. Place 2<sup>nd</sup> Zero at Filter's Double Pole.
4. Place 1<sup>st</sup> Pole at the ESR Zero.
5. Place 2<sup>nd</sup> Pole at Half the Switching Frequency.
6. Check Gain against Error Amplifier's Open-Loop Gain.
7. Estimate Phase Margin - Repeat if Necessary.




FIGURE 33. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN

**Compensation Break Frequency Equations**

$$f_{Z1} = \frac{1}{2\pi \times R_2 \times C_1} \quad f_{P1} = \frac{1}{2\pi \times R_2 \times \left( \frac{C_1 \times C_2}{C_1 + C_2} \right)}$$

$$f_{Z2} = \frac{1}{2\pi \times (R_1 + R_3) \times C_3} \quad f_{P2} = \frac{1}{2\pi \times R_3 \times C_3} \quad (EQ. 12)$$

Figure shows an asymptotic plot of the DC/DC converter's gain vs frequency. The actual Modulator Gain has a high gain peak due to the high Q factor of the output filter and is not shown in Figure . Using the above guidelines should give a Compensation Gain similar to the curve plotted. The open loop error amplifier gain bounds the compensation gain. Check the compensation gain at F<sub>P2</sub> with the capabilities of the error amplifier. The Closed Loop Gain is constructed on the graph of Figure by adding the Modulator Gain (in dB) to the Compensation Gain (in dB). This is equivalent to multiplying the modulator transfer function to the compensation transfer function and plotting the gain.

The compensation gain uses external impedance networks Z<sub>FB</sub> and Z<sub>IN</sub> to provide a stable, high bandwidth (BW) overall loop. A stable control loop has a gain crossing with -20dB/decade slope and a phase margin greater than +45°. Include worst case component variations when determining phase margin. A more detailed explanation of voltage mode control of a buck regulator can be found in Tech Brief TB417, titled "Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators."

**Layout Considerations**

Layout is very important in high frequency switching converter design. With power devices switching efficiently between 500kHz and 1.2MHz, the resulting current transitions from one device to another cause voltage spikes across the interconnecting impedances and parasitic circuit elements. These voltage spikes can degrade efficiency, radiate noise into the circuit, and lead to device overvoltage stress. Careful component layout and printed circuit board design minimizes these voltage spikes.



As an example, consider the turn-off transition of the control MOSFET. Prior to turn-off, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is picked up by the lower MOSFET. Any parasitic inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selection, tight layout of the critical components, and short, wide traces minimizes the magnitude of voltage spikes.

There are two sets of critical components in the ISL8502 switching converter. The switching components are the most critical because they switch large amounts of energy, and therefore tend to generate large amounts of noise. Next are the small signal components which connect to sensitive nodes or supply critical bypass current and signal coupling.


A multi-layer printed circuit board is recommended. Figure 34 shows the connections of the critical components in the converter. Note that capacitors  $C_{IN}$  and  $C_{OUT}$  could each represent numerous physical capacitors. Dedicate one solid layer, usually a middle layer of the PC board, for a ground plane and make all critical component ground connections with vias to this layer. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. Keep the metal runs from the

PHASE terminals to the output inductor short. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the phase nodes. Use the remaining printed circuit layers for small signal wiring. The wiring traces from the GATE pins to the MOSFET gates should be kept short and wide enough to easily handle the 1A of drive current.

In order to dissipate heat generated by the internal  $V_{TT}$  LDO, the ground pad, pin 29, should be connected to the internal ground plane through at least five vias. This allows the heat to move away from the IC and also ties the pad to the ground plane through a low impedance path.

The switching components should be placed close to the ISL8502 first. Minimize the length of the connections between the input capacitors,  $C_{IN}$ , and the power switches by placing them nearby. Position both the ceramic and bulk input capacitors as close to the upper MOSFET drain as possible. Position the output inductor and output capacitors between the upper and lower MOSFETs and the load. Make the PGND and the output capacitors as short as possible.

The critical small signal components include any bypass capacitors, feedback components, and compensation components. Place the PWM converter compensation components close to the FB and COMP pins. The feedback resistors should be located as close as possible to the FB pin with vias tied straight to the ground plane as required.



**FIGURE 34. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS**

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*





For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

# Package Outline Drawing

## L24.4x4D

24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 2, 10/06



NOTES:

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.